The 5G UE reference design includes platform independent Phy & SW stacks for L1, and L2/L3. The design can be adapted to run on SoCs with integrated DSP (Ceva/Tensilica) and embedded processor cores ...